

10873 U.S. PTO
10/078340
02/21/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10078340	FILING DATE 02/21/2002	CLASS 997	SUBCLASS	GAU 233 2311	EXAMINER
**APPLICANTS: Tomita Hiroyoshi;					
**CONTINUING DATA VERIFIED: THIS APPLICATION IS A DIV OF 09/587,296 06/05/2000 PAT 6,373,783					
** FOREIGN APPLICATIONS VERIFIED: JAPAN HEI 11-310036 10/29/1999					
PG-PUB		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO 108397-00067	
TITLE : Semiconductor integrated circuit, method of controlling the same, and variable delay circuit					

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	
		Print Claim for O.G.	
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.
		Print Fig.	
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)